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Abstract: Electronic products and systems are widely used in industrial network systems, control
devices, and data acquisition devices across many industry sectors. Failures of such electronic
systems might lead to unexpected downtime, loss of productivity, additional work for repairs,
and delay in product and service development. Thus, developing an appropriate sensing technique is
necessary, because it is the first step in system fault diagnosis and prognosis. Many sensing techniques
often require external and additional sensing devices, which might disturb system operation and
consequently increase operating costs. In this study, we present an on-chip health sensing method
for non-destructive and non-invasive interconnect degradation detection. Bit error rate (BER),
which represents data integrity during digital signal transmission, was selected to sense interconnect
health without connecting external sensing devices. To verify the health sensing performance,
corrosion tests were conducted with in situ monitoring of the BER and direct current (DC) resistance.
The eye size, extracted from the BER measurement, showed the highest separation between the intact
and failed interconnect, as well as a gradual transition, compared with abrupt changes in the DC
resistance, during interconnect degradation. These experimental results demonstrate the potential
of the proposed sensing method for on-chip interconnect health monitoring applications without
disturbing system operation.
Keywords: bit error rates; interconnect; prognostics; diagnosis; health management
1. Introduction
Timely maintenance of systems and assets is critical for the prevention of loss in revenue owing
to unexpected system downtime. Therefore, proactive maintenance strategies were developed that
are optimized to increase the availability of products and systems. In particular, condition-based
maintenance is a proactive maintenance strategy that involves monitoring the performance and
environmental conditions of a target system. One of the key factors associated with proactive
maintenance is the use of appropriate sensors to collect system health data for fault diagnosis
and prognosis.
Many researchers conducted studies to develop system health monitoring methods using electrical
parameters in the time or frequency domain. Gershman et al. [1] suggested a quantitative measurement
tool based on the serial ohmic resistance changes at solder joints; the serial ohmic resistance in such
cases was used to monitor crack propagation in the solder joints of a quad flat non-leads (QFN)
package. Their experimental results showed that the serial ohmic resistance increased as a result of
the crack growth. Ji et al. [2] proposed a condition monitoring method for insulated-gate bipolar
transistor (IGBT) power modules based on voltage measurements. In particular, they designed an
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additional measurement circuit for the monitoring system to measure voltage. Ralph et al. [3] applied
acoustic emission detection to detect damage in the solder interconnections between components and
the printed circuit board. Wang et al. [4] used joint time–frequency domain reflectometry (JTFDR)
to monitor incipient power cable faults; their results showed that the JTFDR time–frequency cross
correlation peak increased during cable aging testing. Okoro et al. [5] used a vector network analyzer
(VNA) to measure the S-parameters of a through-silicon via (TSV) stacked die, and showed the
potential of high-frequency signal-based measurement for assessing the reliability of TSV stacked
dies. Researchers also reported defect sensing methods using eddy current pulsed thermography [6,7]
and acoustic micro imaging [8]. Zheng et al. [9] applied normal fiber Bragg grating (FBG) sensors
to have real-time health monitoring of composite materials. Aryan et al. [10] reviewed the sensing
devices, such as X-ray, scanning acoustic microscope, infrared (IR) camera sensor magnetic field,
and optical vibration measurement, for integrated circuit (IC) package inspection. Nevertheless,
these existing methods often require external and additional sensing devices, such as multimeters,
oscilloscopes, and VNAs, which might disturb real-time system operation of these packages or
devices, and eventually increase operating costs. Therefore, a non-destructive and non-invasive health
monitoring method is required for fault diagnosis and prognosis that helps in reducing monitoring
time and costs.
In this study, we present an on-chip health sensing method for non-destructive and non-invasive
interconnect degradation detection based on digital signal characteristics; in particular, bit error
rate (BER), defined as the ratio of the number of erroneously transmitted bits to the generated bits,
was used to measure the physical degradation of an interconnect. Accelerated life tests on solder joints
were conducted with in situ monitoring of the BER and DC resistance to verify the health sensing
performance of the proposed method, as well as compare it with that of the DC resistance measurement.
The advantage of the proposed method is that BER, which can be programmed and analyzed using a
chip, does not require external and additional devices to monitor interconnect degradation.
The remainder of this paper is organized as follows: Section 2 introduces the concept of digital
signal characteristics, and how BER is measured. Section 3 presents our proposed interconnect health
sensing method based on BER. The experiment-based sensing performance validation of our proposed
approach is discussed in Section 4. Finally, Section 5 summarizes and concludes the paper.
2. Digital Signal Characteristics
Electronic devices primarily operate based on digital signals, which are a series of discrete pulses,
representing logical ones and zeroes. These digital signals have high network capacities owing to
multiplexing, enabling multiple communication lines over a single communications channel. Thus,
digital signals are transmitted through channels and interconnects in electronics. Figure 1a depicts a
digital signal transmission system, which consists of a transmitter, receiver, and channel. Although
digital signals are a sequence of discrete pulses, noise can affect ideal digital signals, as shown in
Figure 1b. The deviation of a noisy signal from an ideal signal can be considered from two different
aspects: timing deviation (∆t) and amplitude deviation (∆V) [11]. Timing deviation is defined as timing
jitter, whereas amplitude deviation is defined as amplitude noise. In particular, timing jitters affect
the performance of a transmission system at the edges of signal transitions, whereas amplitude noise
affects the performance during the signal transitions themselves. Signal integrity (SI) is a set of digital
signal characteristics affected by timing jitter and amplitude noise. SI analysis involves evaluating
whether the signal reaches its receiver as scheduled without a loss in logic levels. Thus, a digital signal
with good SI has fast transitions, valid logic levels, and accurate time placement [12]. SI analysis is
widely used for electronic packages and assemblies to evaluate the electrical performances of their
internal connections in the case of integrated circuits (ICs), printed circuit boards (PCBs), backplanes,
and inter-system connections.
Thus, digital signals can serve as a means for detecting physical degradation of interconnect
surfaces based on the skin effect [13,14], which is a phenomenon wherein high-frequency signals
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accumulate near the surface of a conductor. Yoon et al. [13] presented a diagnosis method for
solder joints by monitoring eye parameters, which are sets of parameters obtained from SI analysis.
Eye parameters were collected during solder joint degradation testing, and the observed jitters
showed significant deviation with the degradation of the solder joints subjected to thermo-mechanical
stress conditions. Furthermore, Lee et al. [14] developed a health monitoring system based on eye
parameter measurement; in their study, the eye height extracted from the eye diagram showed gradual
degradation under an accelerated life test of solder joints, and it was used for anomaly detection of the
solder joints.
BER, which can also be defined as the number of error bits compared to the total number of bits
received over a data communication channel, is affected by the physical degradation of a transmission
channel. In digital transmission, error bits are generated when the incoming digital signals do not
satisfy the bit decision criteria of a receiver owing to noise or damage to the transmission channel.
BER is widely used to describe the overall performance of a communication channel based on the rate
of error bits. Thus, in this study, we developed an on-chip monitoring method for non-destructive and
non-invasive interconnect health sensing based on BER.
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3. BER-Based Interconnect Health Sensing 
Bits are determined based on a sampling point at the receiver. Figure 2a shows an example of 
data transmission on a synchronous bus. A receiver samples the transmitted data at a specific 
interval; the clock determines the sampling time 𝑡௦. At a sampling time, the receiver classifies the 
incoming bits as either 0 or 1 based on a threshold voltage 𝑉௦. Figure 2b shows a sampling point of a 
receiver and the manner in which the receiver determines the value of the bits. In particular, the 
receiver recognizes a bit as a logical one when the signal voltage is over a threshold voltage, or a 
logical zero when the signal voltage is lower than that threshold voltage. 
In the presence of jitter and noise, the rising and falling edges of the signals may deviate along 
the time axis, and the voltage may fluctuate along the amplitude axis. Figure 3 shows examples of bit 
error generation due to jitter, noise, and signal loss. Owing to these issues, correct bit detection might 
not be achieved, resulting in a bit error, such as a logical one being detected as a logical zero, or vice 
versa. Furthermore, violations of sampling conditions can occur in the following three scenarios [11]: 
(1) the crossing time of the rising edge lags behind the sampling time, 𝑡௥ ൐ 𝑡௦; (2) the crossing time 
of the falling edge is ahead of the sampling time, 𝑡௙ ൏ 𝑡௦; and (3) the logical one voltage is below the 
sampling voltage, or 𝑉ଵ ൏ 𝑉௦, where 𝑡௥ is the rise time, 𝑡௙ is the fall time, and 𝑉ଵ is the voltage for 
the logical one. 
3. BER-Based Interconnect Health Sensing
Bits are determined based on a sampling point at the receiver. Figure 2a shows an example of
data transmission on a synchronous bus. A receiver samples the transmitted data at a specific interval;
the clock determines the sampling time ts. At a sampling time, the receiver classifies the incoming bits
as either 0 or 1 based on a threshold voltage Vs. Figure 2b shows a sampling point of a receiver and the
manner in which the receiver determines the value of the bits. In particular, the receiver recognizes
a bit as a logical one when the signal voltage is over a threshold voltage, or a logical zero when the
signal voltage is lower than that threshold voltage.
In the presence of jitter and noise, the rising and falling edges of the signals may deviate along
the time axis, and the voltage may fluctuate along the amplitude axis. Figure 3 shows examples of bit
error generation due to jitter, noise, and signal loss. Owing to these issues, correct bit detection might
not be achieved, resulting in a bit error, such as a logical one being detected as a logical zero, or vice
versa. Furthermore, violations of sampling conditions can occur in the following three scenarios [11]:
(1) the crossing time of the rising edge lags behind the sampling time, tr > ts; (2) the crossing time
of the falling edge is ahead of the sampling time, t f < ts; and (3) the logical one voltage is below the
sampling voltage, or V1 < Vs, where tr is the rise time, t f is the fall time, and V1 is the voltage for the
logical one.
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Figure 2. Signal sampling at a receiver. (a) data trans i i chronous bus (b) sampling point
at a receiv r.
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Figure 3. it ti n (a) by signa lo s and (b) by timing noise.
BER-based interc alth sensing was d veloped based on the bit detection mechanism.
In order to monitor the degradation of d gital signals, the sampling points were moved across the time
interval, s well as the voltage interval, of a unit clock. Figure 4 illustrates 32 h rizontal and 127 vertical
samp in points of a unit cl ck. The sampling times moved from t0 to t31, and the threshold voltage
moved from V0 to V126. Finally, the number of sa pling points was 4064. The BER was measured at
all the sampling p ints and the obtained values were arranged in the form of a matrix represented
as follows: 
BER0,126 BER1,126 BER2,126 · · · BER31,126
...
. . .
...
BER0,2 BER1,2 BER2,2
BER0,1 BER1,1 BER2,1
BER0,0 BER1,0 BER2,0
· · ·
BER31,2
BER31,1
BER31,0
, (1)
where BERa,b is the BER at a sampling point when the ampling time is ta and the thres old voltage is
Vb. A digita signal waveform measured using an eye diagram and using the BER of a healthy solder
joint showed a good match; this is shown in Figure 5.
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Figure 6 and Table 1 show the feature description obtained from a BER matrix. In order to evaluate
whether the ex racted features are suitabl for det cting solder joint failures, the distribution of each
feature was used to assess the solder joint states. The mean and variance of the feature distrib tions
from both normal and abnor al states were used for feature selection to calculate Fisher’s linear
discriminant, which is a distance index between classes, the features to be selected in this study.
Fisher [15] defined the separation index, S, between two distributions as the ratio of the variance
between the classes to the variance within these classes:
S =
σ2between
σ2within
=
(→
ω·→µ1 −
→
ω·→µ0
)2
→
ω
T
σ21
→
ω +
→
ω
T
σ20
→
ω
=
(→
ω·
(→
µ1 −
→
µ0
))2
→
ω
T(
σ20 + σ
2
1
)→
ω
, (2)
where
→
µ 0,
→
µ1 and σ
2
0 , σ
2
1 are the means and covariances of the two distributions, respectively;
and vector
→
x rep sents t e observ ti s, while
→
ω is the normal to the discrimi ant hyperplane.
In this study, the feature with a high separation index was used to detect faults in solder joints.
Table 1. Feature set description. BER—bit error rate.
No. Feature Description
A1 Eye width Number of sa pling time s eps wh re BER is lower than 1 −17
A2 Eye height Number of threshold voltage steps whe e BER is lower than 10−17
3 Eye size Number of BER sampling points where BER is lower than 10−17
A4 BER average Average of BER matrix
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4. Experi ental erification
ccelerated life testing was conducted to demonstrate whether BER measurements can be used to
detect solder joint degradation prior to interconnect failures. Corrosion tests induced failures of solder
joints while collecting the degradation data using the on-chip health sensing method. In particular,
the solder joints were exposed to fumes of 10 M nitric acid solution. The device under test (DUT)
Sensors 2018, 18, 3234 7 of 13
used in the experiment was a controlled impedance test board on which a low-pass filter component
was soldered to transmit digital signals; this is shown in Figure 8a. SAC305 alloy was used to
solder the low-pass filter to the test board. A Teflon fixture was produced in order to expose only
the solder joints to the fumes and not the other interconnect and ground. Figure 8b shows the
schematic arrangement of the DUT. Both BER and DC resistance were alternately monitored during
the accelerated life test in order to examine their respective failure sensing capabilities. Figure 9 shows
the schematic arrangement of the accelerated life test set-up, which consists of the DUT, digital signal
generator, data logger, and switches. An Altera Stratix V GX was used to generate pseudorandom
binary sequence (PRBS7) digital signals at a rate of 1.25 Gbps. The digital signals were generated
and transmitted to the DUT through a switch. During the test, the four-wire DC resistance was
monitored using a Keysight 34970A datalogger. The BER and the DC resistance were measured every
2 min alternately.
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Figure 9. Test setup.
Figure 10 shows the DC resistance and time to failure from Test #1. The time to failure for
the solder joints was recorded at 1650 min based on the international standards IPC-9701 [16] and
JEDEC-9702 [17]. The initial resistance was observed to be around 0.27 Ω on average, while the
threshold resistance, which showed an increase of 20% from the initial resistance, was 0.32 Ω. Normal
state was defined to be the test duration before the time to failure, whereas an abnormal state was
defined to be the one after the time to failure until the conclusion of the test, indicating a complete
separation of the solder joint. The number of data points in the normal and abnormal states was 840
and 50, respectively.
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Figure 11 shows the probability density functions of the four features extracted fr m the BER
matrix in normal and abnormal states. Normal distribution was assumed for both normal and abnormal
states. Eye width, eye height, and eye size indicated the normal states as one, and they decreased
toward zero with the deterioration of solder joi ts. In contrast, a BER average of zer in icated as the
norm l state; the larger the BER average, the larger the number of bit errors in the BER matrix was.
It was observed that the distributions of each state were sufficient to distinguish one from the other.
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Multiple corrosion tests (test #1–#3) were performed under the same experimental conditions to
ensure repeatability and reproducibility. Table 2 showed the separation analysis results of BER features.
The separation index was calculated to select the feature that maximally separated means and narrow
dispersions between the normal and abnormal states. The eye size showed the highest separation
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index out of all the four features; this could be attributed to the fact that the eye size contains more
general geometric information about SI than the other features. In particular, the eye size indicates
the size of the regions where the digital signal satisfies the error detection criteria. The eye width and
eye height indicate the manner in which the digital signal passes in horizontal and vertical views,
respectively. In this study, eye size was used for fault diagnosis.
Table 2. Separation analysis results of the BER features.
Feature
Separation Index
Mean SD
Test #1 Test #2 Test #3
Eye width 7.31 4.28 3.64 5.08 1.96
Eye height 7.59 4.63 3.57 5.26 2.01
Eye size 8.19 5.63 3.78 5.87 2.21
BER average 8.18 3.88 3.25 5.12 2.67
Figure 12 shows the eye size and DC resistance with their corresponding times to failure during
corrosion testing. The DC resistance remained almost constant over most part of the test, and exhibited
an abrupt increase near the time to failure; in this case, the time to failure was 1671 min. In contrast,
the eye size gradually decreased during the test duration, and the time to failure, i.e., the time at which
a 20% decrease was observed from the initial value by following the DC resistance criterion, was noted
as 1680 min. After the time to failure, the eye size began to show a steeper decrease until the end of the
test. Table 3 shows a summary of sensing results. Relative accuracy is defined to be the difference in
the detected time to failure between BER (eye size) and DC resistance, divided by the detected time to
failure using DC resistance. In the case of all the tests, the failure detection based on the eye size was
close to the time of failure detected based on the DC resistance measurement; in particular, the sensing
time difference was less than 0.6% of the total test time. Other BER features during corrosion testing
are shown in Figure 13.
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Table 3. Time to failure (TTF) based on the measurement features. DC—direct current.
Measurement
TTF (min)
Test #1 Test #2 Test #3
DC resistance 1670.7 1668.9 2043.2
BER (eye size) 1680.3 1676.5 2033.8
Relative accuracy 0.0057 0.0046 −0.0046
Figure 14 shows the evolution of the BER matrix from Test #1. While the eye size gradually
decreased until around 1684 min, i.e., the time to failure, it began to lose its shape thereafter due to
continued chemical stress. These results indicate that the BER matrix reflects SI, and has the potential
to serve as an on-chip interconnect health sensing method in real time without requiring additional
sensing devices.
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5. Conclusions
In this paper, we presented an on-chip health sensing method for non-invasive and non-
destructive interconnect degradation monitoring. Digital signals were transmitted and received
through an interconnect of interest. Using SI analyses, it was demonstrated that the BER matrix
can be used to detect interconnect faults without requiring additional sensing devices, as early as
DC resistance did under accelerated life testing. The eye size of the BER matrix showed the highest
separation between normal and abnormal states, indicating its potential for serving as an interconnect
health indicator.
These experimental results imply that interconnect fault sensing can be performed without
requiring additional sensing devices, and thus, without interrupting system operation. Thus, the use
of this on-chip health sensing method for critical interconnects or components should allow for
electronics-based system health monitoring in real time and avoiding failure by providing early
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warnings of impending failure. These warnings can provide a basis for system diagnosis and prognosis,
and, in turn, effective system health management.
The proposed on-chip health sensing method can eventually substitute current DC resistance-
based health sensing by embedding it into electronics-based systems. No requirement of external
and additional sensing devices should allow users to have real-time access to system health status,
providing users with opportunity for system diagnosis and prognosis for proactive asset management.
This data-based decision-making practice should be able to reduce potential system reliability concern,
increasing system availability.
However, the proposed on-chip health sensing method has limitations in terms of measurement
methodology and conditions. Because the proposed method measures the BER using digital signals,
the components of interest should be in operation and transmitting digital signals. Moreover, a
dedicated sensing circuitry, including a transmitter and receiver, would be needed within the electrical
circuit to construct a signal transmission channel. Thus, failure modes, mechanisms, and effect analysis
(FMMEA) would be helpful to prioritize the components to be monitored when implementing our
proposed method.
Our future work on this subject will involve additional acceleration testing under different stress
conditions, use of combined features, and statistical anomaly detection techniques for automatic fault
diagnosis, such as sequential probability ratio test (SPRT) and statistical process control (SPC) charts.
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